**LIST OF TABLES**

**TABLE NO TABLE NAME PAGE NO**

1. Table[6.1] : Single cell simulation results for 6T and 4T SRAM 40
2. Table[6.2] : Simulation results for 6T and 4T SRAM Cache 43
3. Table[6.3] : Simulation results for 4T single bitline and divided bitline 48
4. Table[6.4] : Simulation results for 4T divided bitline for different values of M 48